Abstract-The Series-Resonant dc-dc converter (SRC) is widely applied in a large range of voltage and power. In most applications, fault tolerance is a highly desired feature and it is obtained through redundancy. This paper proposes a fault tolerance solution for the SRC, which could drastically reduce the need of redundancy. Using the proposed scheme, the full-bridge based SRC or multilevel based SRC can be reconfigured in a half-bridge topology, in order to keep the converter operational even with the failure (open circuit or short circuit) of one switch. Since the proposed scheme can be applied to the FB-SRC and multilevel SRC, a family of fault-tolerant converters is proposed in this work. The advantage of the proposed approach are: minimum additional hardware and no deterioration of the converter efficiency. The proposed fault tolerant solution was experimentally tested in a 10 kW SRC prototype with input/output voltage of 700 V/600 V. A short-circuit fault in a semiconductor is tested and the results confirm the effectiveness of the proposed approach.
I. INTRODUCTION
The series-resonant dc-dc converter (SRC) has been used in a wide range of voltage and power applications. In some application, such as Smart Transformer [1] , [2] , telecommunication or even in renewable energy system, the continuity of operation is of paramount importance. For that reason, a highly reliable system (preferably with redundancies) is required. The fault tolerant feature contributes to increase the availability of the system and several fault tolerance methods have been proposed in literature [3] - [6] . The majority of these methods include a significant amount of extra hardware (such as semiconductors/leg redundancy [3] , [5] or series connection of fuses/switches to isolate the fault [3] , [4] , [6] ), increasing the cost and compromising the efficiency of the system. In this context, this paper proposes a fault tolerance solution with minimum additional hardware and no impact on efficiency for the SRC converter, using the inherent fault tolerant capability of this topology. The proposed fault tolerant solution has been briefly introduced in [7] for the unidirectional topology of the full-bridge converter and in this paper it is extended to the SRC based on multilevel topologies.
The generic scheme of the SRC is depicted in Fig. 1 and the primary side bridge can be implemented with a half-bridge, full-bridge or even multilevel topology, as those presented in Fig. 2 . The proposed fault tolerant scheme consists in reconfiguring the full-bridge SRC (FB-SRC) or the multilevel SRC in a half-bridge SRC (HB-SRC) converter. Hence, the proposed approach can be applied to those topologies presented from Fig. 1 (c) to (f). Nevertheless, the output voltage generated by the HB-SRC is half of the output generated by the FB-SRC or the multilevel SRC, considering the same parameters (input voltage, transformer turn ratio, etc). Therefore, a reconfigurable rectifier based on the voltage-doubler topology is used in order to keep the same output voltage. Finally, a family of series-resonant converters based on four different topologies is proposed in this paper. The operation principle of the HB-SRC, FB-SRC and multilevel SRC operating in discontinuous conduction mode (dcm) are presented in Section II. In Section III, the reconfiguration scheme is described in detail for each of the mentioned topologies. The re-configurable rectifier used on the proposed converters is introduced in section IV, and then the proposed fault tolerant converters based on the SRC are presented in this section. Finally, experimental results are provided in Section V, validating the theoretical analysis developed in this paper, and the conclusion is presented in Section VI.
II. SERIES-RESONANT CONVERTER: TOPOLOGIES AND
OPERATION PRINCIPLE Fig. 1 shows the generic scheme of the SRC converter, while Fig. 2 shows possible topologies used to implement the SRC, i.e. half-bridge, full-bridge or even multilevel converter configurations. More specifically, the feasible topologies to be used as an active bridge in the primary side are: halfbridge with dc output (HBdc-SRC, Fig. 2 (a) ), classic halfbridge (HB-SRC) with ac output (Fig. 2 (b) ), full-bridge (FB-SRC, Fig. 2 (c) ), flying-capacitor (FC-SRC, Fig. 2 (d) ), 3-level converter (3L-SRC, Fig. 2 (e) ) and finally the neural-pointclamped (NPC-SRC, Fig. 2 (f) ). Concerning the nomenclature, the topologies based on two switches (Half-Bridges Fig. 2 (a) and (b)) are defined as basic topologies, while the topologies based on four switches (FB Fig. 2 Although the multilevel converters or even the FB-SRC can work with 3 level modulation (creating a v p voltage with 3 levels), the 2 level modulation is very beneficial, because it combines the advantages of the SRC converter, that are: high efficiency, well regulated output voltage, low EMI emission (reduced di/dt), with the advantage of the multilevel structure of reducing the voltage effort across the semiconductors. Therefore, the 2 level modulation is used in this work for the FB-SRC and multilevel SRC and the main waveforms for these converters are depicted in Fig. 3 (c) .
A. FB-SRC and Multilevel SRC
The FB-SRC and Multilevel SRC operates with 2 level modulation, generating then a 2 level square waveforms v p on the resonant tank circuit with magnitude varying from V i to −V i , as depicted in Fig. 3 (c) , where V i is the dc value of the input source. It is desired that the converter operates with switching frequency equal to the resonant frequency, given by (1), ( f s = f o ), or slightly above ( f s > f o ) [8] , [9] . In that condition, the converter will operates with zero-voltage-switching (ZVS) on the primary side and zero-current-switching (ZCS) on the secondary side. For f s = f o , the resonant inductor current i Lr and resonant capacitor voltage v Cr fully resonate, resulting in pure sinusoidal waveforms. In case of f s > f o , the inductor current reaches zero before half of the switching period, and it remains zero until the primary bridge applies negative output voltage v p = −V i . Since the commutations take place when i Lr = 0 , all semiconductors switch at ZCS. The main waveforms for both operation point are shown in Fig. 3 (c). In these operation modes, the converter works with unity gain and, then the output voltage is given by (2) .
B. HB-SRC and HBdc-SRC Similarly to FB-SRC, the HB-SRC (Fig. 2 (b) ) generates an ac square waveforms v p on the resonant tank circuit, but in this case the magnitude varies from V i /2 to −V i /2, because of the half-bridge configuration. Consequently, the inductor current will be two times the one of the FB configuration with the same output power. The main waveforms for this converter are shown in Fig. 3 (b) , in which a similar operation to the FB-SRC is observed. The output voltage of the HB-SRC is given by (3) . As it can be seen, the output voltage of the HB-SRC is half of the value, when compared to the FB-SRC output voltage (see (2) ) for the same parameters (V i and n).
Differently from the FB-SRC and HB-SRC, the HBdc-SRC ( Fig. 2 (b) ) generates a dc value in the voltage v p on the tank circuit input, with zero and positive values (0, V i ). As a consequence of this dc voltage, the resonant tank voltage will have a dc value given by V o . Similarly to the HB-SRC, the output voltage of the HBdc-SRC is defined by (3) and its inductor current is twice the one of the FB configuration for the case of same output power.
III. PROPOSED FAULT TOLERANCE APPROACH
Depending on the semiconductors failure mechanisms, the device will assume two possible states: open-circuit (OC) or short-circuit (SC) [10] . For a voltage source converter, which is the case of the SRC, the OC fault is not catastrophic, since the power transfer will be naturally interrupted. Instead, the SC fault is the main issue, because it can cause destructive damage to the power converter. In addition, the SC failure type is more likely to happen in the real application than the OC failure. The proposed approach can be applied for both cases, but this work is focused on the SC fault, in which the theoretical analysis will be carried out.
A. Reconfiguration Scheme: Full-Bridge SRC
The proposed reconfiguration scheme for the SRC consists in configuring the FB-SRC in a HB-SRC after the fault, i.e. SC of a semiconductor. The detailed analysis is carried out in this section for the FB-SRC shown in Fig. 2 
(c).
As an example, it is assumed that the switch s 4 is damaged in SC, as depicted in Fig. 4 (a) , and the switch s 3 must remain open, avoiding short-circuit of the input voltage source. Since the switch s 4 is short-circuited, the point b highlighted in Fig.  4 (a) is directly connected to the primary side ground and the damaged device is used as a circuit path, resulting in the circuit shown in Fig. 4 (b) . Meanwhile, the healthy leg (composed of s 1 and s 2 ) operates normally. As can be noticed, the resulting circuit after the fault (see Fig. 4 (b) ) is the same HBdc shown in Fig. 2 (a) . Hence, the FB-SRC operates as a HBdc-SRC after the semiconductor fault. Fig. 5 shows the operation states of the SRC after the fault, i.e. after the reconfiguration, where it can be seen that the damaged switch s 4 being used as a circuit path.
B. 3-Level SRC
As mentioned before, the proposed fault tolerant scheme can also be applied to those multilevel topologies depicted in Fig. 2 (d) to (f) and this section the proposed approach is described for the 3-Level topology ( Fig. 2 (e) ).
As an example, considering a failure on the switch s 1 , the switch s 2 should be permanently on, as shown in Fig. 6 (a) , discharging completely the capacitor C 1 . Then, the part of the circuit composed by C 1 , s 1 and s 2 and highlighted in Fig. 7 (a) is completely by-passed, resulting in the circuit in Fig. 7 (c). The healthy leg composed of s 3 and s 4 operates normally. As observed, the resulting circuit after the fault (see Fig. 7 (c)) is the same HBdc topology shown in Fig. 2 (a) , but with the transformer connected to the positive terminal of the input source V i , instead of the ground. Nevertheless, the modified connection has no influence on the converter operation. Fig.  5 (b) and (c) shows the operation states of the 3L-SRC after the reconfiguration.
The reconfiguration procedure for a failure on the other switches of the 3-Level topology is also presented in Fig. 7 , while Table I describes the final state for every remaining healthy switch after the failure on each device.
C. Flying-Capacitor SRC
Similarly to the 3-Level converter, the Flying-Capacitor topology can also take advantage of the proposed fault tolerant method and the reconfiguration procedure is presented in Fig.  8 , as well as the resulting circuit after the reconfiguration, for the faulty case in each switch. Considering a fault on the switch s 1 as an example, the switch s 4 should remaining permanently on for the reconfiguration process. Then, the capacitor C f will be charged with the full dc-link voltage V i (operating in parallel with the array composed by C 1 and C 2 ). The switches s 2 and s 3 operate normally and the resulting circuit is shown in Fig. 8 (c) . Differently from the FB-SRC and 3L-SRC, the resulting circuit after the reconfiguration of the FC-SRC is the HB-SRC with ac input, shown in Fig. 2 
(b).
It is important to note that the reconfigurable circuit for the 3L-SRC has better performance compared to the FB-SRC or 3L-SRC, since the resonant capacitor will not operate with a dc voltage after the fault (see Fig. 3 (a) and (b)). Therefore, for the FC-SRC, the reconfiguration has no impact on the resonant capacitor. Table II describes the final state for every remaining healthy switch after the failure on each device.
D. Neutral Point Clamped SRC
Finally, the reconfiguration scheme for the NPC-SRC is described. For this converter, there are two fault possibilities that will result in two different topologies after the reconfiguration: the first case is for a fault in the outer semiconductors, i.e. s 1 and s 4 , whereas the second case is for inner semiconductors s 2 and s 3 . The reconfiguration procedure of the NPC-SRC for both cases are presented in Fig. 9 , as well as the resulting circuit after the reconfiguration, for the faulty case in each switch.
Analyzing the first case, a SC fault on the switch s 1 is assumed as a example, hence the switch s 4 must remain permanently on for the reconfiguration. Consequently, the point a, highlighted in Fig. 9 (a) , is connected to the positive terminal of the input dc-link V i , whereas the point b (see Fig.  9 ) is connected to the ground, bypassing the clamp diodes D 1 and D 2 and resulting in the circuit shown in Fig. 9 (c) . Meanwhile, the healthy switches s 2 and s 3 operate normally. Similarly to the FC-SRC, the resulting circuit for the first fault case of the NPC-SRC is a HB-SRC.
Evaluating the second case, a fault on the switch s 2 is assumed and, as part of the reconfiguration process, the switch s 4 must remain open. Furthermore, the part of the circuit composed by the capacitor C 2 and s 4 is removed from the topology, resulting in the circuit shown in Fig. 9 (e) . Thus, differently from the previous case, the resulting circuit after the reconfiguration is a HBdc-SRC. Table III describes the final state for every remaining healthy switch after the failure on each device.
IV. PROPOSED FAMILY OF FAULT-TOLERANT SERIES-RESONANT CONVERTER
As described in previous sections, using the proposed fault tolerance approach, the FB-SRC and multilevel SRC are reconfigured in the basic HB-SRC and HBdc-SRC topologies. On the other hand, it is important to note that the HB-SRC and the HBdc-SRC provide only half of the output voltage compared to the FB-SRC and multilevel SRC topologies. Consequently, the output voltage of the re-configurable converters after the fault will be half of its original value, which is not desired. To overcome this problem and keep the output voltage constant after the failure, a re-configurable rectifier introduced in [7] is used.
The full-bridge rectifier (FBR) topology is the most used in the secondary side of the SRC [11] , [12] - [13] , as depicted in Fig. 4 and Fig. 6 . The voltage-doubler rectifier (VDR), which is also popular in the literature, can also be used in the SRC. While the FBR provides an output dc voltage of v o = v s pk , where v s pk is the effective voltage generated on the secondary side of the transformer, the VDR provides an output dc voltage of v o = 2 · v s pk .
In this context, the voltage doubler characteristic of the VDR can be used to keep the output voltage of the reconfigurable converters constant in case of fault. Thus, a reconfigurable rectifier able to operate as a FBR or a VDR, previously introduced in [7] , is employed to overcome the drawback of the proposed approach. The re-configurable rectifier circuit is presented in Fig. 10 (a) . As can be seen in this figure, the re-configurable rectifier has two split capacitors and an additional switch (S f ) that allows to connect one side of the high frequency transformer secondary winding directly to the middle point of the capacitors, becoming a VDR.
The operation in normal and faulty conditions is depicted in Fig. 10 (b) and Fig. 10 (c) , respectively. In normal operation, the switch S f is open, and the rectifier operates as a standard FBR. In fault case, the switch S f is activated, and then the leg composed of the diodes D 3 and D 4 is bypassed. The bottom side of the secondary winding is connected to the middle point of the capacitors C 1 and C 2 , becoming an VDR. Therefore, the circuit operates as a VDR, and the output voltage value is twice the output voltage value in normal operation.
Finally, a family of fault tolerant series resonant converter based on the FB and multilevel topologies (previously depicted in Fig. 2 (c) to (f)) is generated, as shown in Fig. 11 and in Fig. 12. Fig. 11 shows the complete topology of proposed fault tolerant FB-SRC, while the Fig. 11 shows the topologies of the proposed fault tolerant multilevel SRC.
V. EXPERIMENTAL VALIDATION OF THE PROPOSED APPROACH
In order to verify the performance of the proposed fault tolerance approach, a prototype of 10 kW was built and experimental results were obtained. As a matter of simplicity, the FB-SRC presented in Fig. 11 was chosen to be implemented and evaluated experimentally. The specifications of the implemented power converter prototype, as well as the resonant tank circuit parameters are presented in Table IV . The IGBT IHW40N120 (1200V /40A, from Infineon Technologies AG) was selected as the main switch and it was used on the primary side and secondary sides. For the secondary side, the intrinsic diodes of the IGBT were used to rectifier. The converter operates in open loop and the gating signals are generated by the DSP. To evaluate dynamically the performance of the converter under fault case, a short-circuit on the switch s 2 was emulated by software in the DSP. Fig. 13 shows the photo of the prototype and the main waveforms for the converter operating in steady-state at nominal condition. The results were obtained for the converter operating in steady-state (before and after the fault) and also dynamically during the fault and they are discussed herein. For safety reasons, the dynamic results were obtained for reduced input and output voltages.
Initially, the converter was tested considering only the reconfiguration scheme in the primary bridge, without the reconfigurable rectifier, with the aim of validating the fault tolerant approach and the reconfiguration methodology described in Section III. The test was performed with input and output voltage of 200 V and 300 V, respectively, and the result for this condition is presented in Fig. 14 (a) . In this figure, it is observed the dynamic response of the FB-SRC during the fault of the switch s 2 , in which the converter remains operational after the fault, proving its inherent ability to handle the fault. As expected, the output voltage drops to half of its value (from 300 V to 150 V) after the fault and the capacitor voltage has an offset of V o . The inductor current is also reduced, because the test was performed with constant resistance as load and therefore reduction on the output voltage implies in reduction on power.
Subsequently, the prototype was tested including the reconfigurable rectifier, in order to validate the operation of the proposed fault-tolerant FB-SRC topology. For this test, it was considered an input voltage of 350 V and output voltage of 500 V, and the main results are presented from Fig. 14 (b) to (d) . The dynamic behavior during the fault on switch s 2 is depicted in Fig. 14 (c) , showing that the converter remains operational after the failure. Additionally, the converter provides a constant output voltage (500 V) even after the fault, attesting the effectiveness of the proposed rectifier and the converter. As the output voltage remains constant, the amount of processed power is the same before and after the fault and therefore the amount of current on the resonant tank is twice after the fault, as previously described. The detailed waveforms before and after the fault can observed in the Figs. 14 (c) and (d), respectively. As can be observed in these figures, the converter behaves as a FB-SRC before the fault and as a HBdc-SRC after the fault, and the experimental waveforms (Figs. 14 (c) and To summarize, the results have shown that the proposed converter can handle a short-circuit fault in one device and still provide the required output voltage and power, keeping the continuity of operation.
VI. CONCLUSION
This paper proposed a family of series-resonant dc-dc converter with fault tolerance capability The proposed fault tolerance method consist in re-configuring the FB-SRC or multilevel SRC in a half-bridge SRC (HB-SRC or HBdc-SRC), in case of a semiconductor failure, keeping the converter operational. The proposed approach can be applied to the series resonant converter based on full-bridge, three-level, flying capacitor and neutral point clamped topologies, and the reconfiguration methodology for each of them was described. As a result of the reconfiguration, the output voltage is reduced. To overcome this problem a modified rectifier that can be reconfigured in a voltage doubler rectifier, keeping the output voltage constant, is used. Then, a family of SRC with fault capability is generated and presented.
The main advantages of the proposed converter are: postfault operation, simple implementation, reduced number of additional component and no efficiency deterioration. As a drawback, the resonant capacitor must be designed for higher voltage and the current effort on the healthy devices in failure mode operation is twice the than in normal mode operation.
Experimental results for a 10 kW prototype were obtained and the effectiveness and advantages of the proposed fault tolerant series resonant dc-dc converter has been demonstrated.
